Wafer-scale fabrication of transistors using CVD-grown graphene and its application to inverter circuit

Shu Nakaharai, Tomohiko Iijima, Shinichi Ogawa, Katsunori Yagi, Naoki Harada, Kenjiro Hayashi, Daiyu Kondo, Makoto Takahashi, Songlin Li, Kazuhito Tsukagoshi, Shintaro Sato, Naoki Yokoyama

研究成果: Article査読

5 被引用数 (Scopus)

抄録

Graphene transistors were fabricated by a wafer-scale "top-down" process using a graphene sheet formed by the chemical vapor deposition (CVD) method. The devices have a dual-gated structure with an ion-irradiated channel, in which transistor polarity can be electrostatically controlled. We demonstrated, at room temperature, an on/off operation of current and electrostatic control of transistor polarity. By combining two dual-gated transistors, a six-terminal device was fabricated with three top gates and two ion-irradiated channels. In this device, we demonstrated an inverter operation.

本文言語English
論文番号04DN06
ジャーナルJapanese journal of applied physics
54
4
DOI
出版ステータスPublished - 2015 4 1
外部発表はい

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

フィンガープリント 「Wafer-scale fabrication of transistors using CVD-grown graphene and its application to inverter circuit」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル