Three-dimensional integration technology and integrated systems

Mitsumasa Koyanagi, Takafumi Fukushima, Tetsu Tanaka

研究成果: Conference contribution

32 被引用数 (Scopus)

抄録

A three-dimensional (3-D) integration technology based on the wafer-to-wafer bonding using through silicon vias (TSV's) has been developed for the fabrication of new 3-D LSIs. A 3-D image sensor chip, 3-D shared memory chip, 3-D artificial retina chip and 3-D microprocessor test chip have been fabricated by using this technology. In addition, we have proposed a new reconfigurable parallel image processing system. To achieve this system, we have proposed a new 3-D integration technology based on multichip-to-wafer bonding called a super-chip integration. Many chips are simultaneously aligned and bonded onto lower chips using a self-assembly technique in a super-chip integration.

本文言語English
ホスト出版物のタイトルProceedings of the ASP-DAC 2009
ホスト出版物のサブタイトルAsia and South Pacific Design Automation Conference 2009
ページ409-415
ページ数7
DOI
出版ステータスPublished - 2009 4 20
イベントAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009 - Yokohama, Japan
継続期間: 2009 1 192009 1 22

Other

OtherAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009
CountryJapan
CityYokohama
Period09/1/1909/1/22

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

フィンガープリント 「Three-dimensional integration technology and integrated systems」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル