The Flexible Processor - Dynamically Reconfigurable Logic Array for Personal-use Emulation System

Takeshi Ohkawa, Toshiyuki Nozawa, Masanori Fujibayashi, Naoto Miyamoto, Karnan Leo, Soichiro Kita, Koji Kotani, Tadahiro Ohmi

研究成果: Paper査読

5 被引用数 (Scopus)

抄録

A dynamically reconfigurable logic array, i.e., the Flexible Processor, suitable for single chip emulation system is developed. It demonstrates the sequential execution of sub-circuits divided from original circuit, by newly developed Temporal Communication Module (TCM). In order to accelerate emulation speed, a logic element, which can reduce configuration data by 30% as compared to conventional Look-Up-Table, is implemented. The chip (3.9×3.9mm 2) fabricated with 0.6 μm CMOS technology operates at 33 MHz with 5.0 V power supply.

本文言語English
ページ279-282
ページ数4
出版ステータスPublished - 2003 10月 1
イベント2003 Symposium on VLSI Circuits - Kyoto, Japan
継続期間: 2003 6月 122003 6月 14

Other

Other2003 Symposium on VLSI Circuits
国/地域Japan
CityKyoto
Period03/6/1203/6/14

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 電子工学および電気工学

フィンガープリント

「The Flexible Processor - Dynamically Reconfigurable Logic Array for Personal-use Emulation System」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル