SWITCHED CAPACITOR IMPEDANCE SIMULATION CIRCUIT WITH UNITY GAIN BUFFERS.

Yoshihiko Horio, Masahiro Yamamoto, Shinsaku Mori

研究成果: Article査読

1 被引用数 (Scopus)

抄録

Recently, many non-traditional applications of switched-capacitor circuits have been studied. We present a new construction technique of a Switched-Capacitor Impedance Simulation Circuit (SC-ISC) with unity-gain buffers. Any desired impedance can be obtained by applying this SC-ISC technique. To make up a SC-ISC simply and generally, four kinds of basic constructing 'Units' and two types of 'feedback circuits' are introduced. By applying those units, an arbitrary transfer function can be easily synthesized. Algorithms to obtain useful impedances are proposed. Several SC-ISC impedances were experimentally constructed and theoretically analyzed. Some simple filters and oscillators were made and tested. They were also theoretically analyzed.

本文言語English
ページ(範囲)610-619
ページ数10
ジャーナルTransactions of the Institute of Electronics and Communication Engineers of Japan. Section E
E69
5
出版ステータスPublished - 1986 5 1
外部発表はい

ASJC Scopus subject areas

  • Engineering(all)

フィンガープリント 「SWITCHED CAPACITOR IMPEDANCE SIMULATION CIRCUIT WITH UNITY GAIN BUFFERS.」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル