Stable readout circuit for ferroelectric random access memory using complementary metal-oxide-semiconductor-inverter-based capacitive-feedback charge-integration scheme

Koji Kotani, Yohei Koshimoto, Takashi Ito

研究成果: Article査読

1 被引用数 (Scopus)

抄録

A capacitive-feedback charge-integration circuit composed of a simple complementary metal-oxide-semiconductor (CMOS) inverter amplifier was applied to a stable readout operation of a low-power low-voltage ferroelectric random access memory (FeRAM). Plate-line driving voltage can be fully applied to a ferroelectric capacitor, and readout signal voltage is independent of bitline capacitance owing to the negative feedback effect. Fluctuations in CMOS inverter amplifier characteristics can be compensated for by an autozeroing mechanism. A CMOS inverter amplifier operating point shift induced by a charge injection mechanism is very effective for increasing signal voltage amplitude. The circuit configuration and operation of the proposed scheme are very simple. A test circuit was fabricated and its operation was confirmed by measurement. The compensation for the threshold voltage fluctuation and the low-power operation of the proposed circuit were also demonstrated by simulation.

本文言語English
論文番号04DE10
ジャーナルJapanese journal of applied physics
49
4 PART 2
DOI
出版ステータスPublished - 2010 4月

ASJC Scopus subject areas

  • 工学(全般)
  • 物理学および天文学(全般)

フィンガープリント

「Stable readout circuit for ferroelectric random access memory using complementary metal-oxide-semiconductor-inverter-based capacitive-feedback charge-integration scheme」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル