TY - GEN
T1 - Real-time threshold-voltage control scheme for low-power VLSI under Fluctuation of a supply voltage
AU - Shaheer, Ahmad
AU - Kameyama, Michitaka
PY - 2005/12/1
Y1 - 2005/12/1
N2 - In the recent sub-90nm VLSI generation, a fluctuation exists in a supply voltage due to IR-drop and inductance effects. A supply voltage fluctuation in VLSI chips causes large variations in the logic delay time and power consumption. However, in conventional low-power VLSI architecture such as variable threshold voltage CMOS (VTCMOS), the threshold voltage of a transistor is fixed in advance at the system design level. As a result,.VTCMOS can't compensate a supply voltage fluctuation. By employing an adaptive threshold voltage control (ATVC), minimization of power consumption under a time constraint is achieved even in the presence of a supply voltage fluctuation. Optimal granularity is discussed to minimize the total power consumption.
AB - In the recent sub-90nm VLSI generation, a fluctuation exists in a supply voltage due to IR-drop and inductance effects. A supply voltage fluctuation in VLSI chips causes large variations in the logic delay time and power consumption. However, in conventional low-power VLSI architecture such as variable threshold voltage CMOS (VTCMOS), the threshold voltage of a transistor is fixed in advance at the system design level. As a result,.VTCMOS can't compensate a supply voltage fluctuation. By employing an adaptive threshold voltage control (ATVC), minimization of power consumption under a time constraint is achieved even in the presence of a supply voltage fluctuation. Optimal granularity is discussed to minimize the total power consumption.
UR - http://www.scopus.com/inward/record.url?scp=33749050157&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=33749050157&partnerID=8YFLogxK
U2 - 10.1109/ISSCS.2005.1509839
DO - 10.1109/ISSCS.2005.1509839
M3 - Conference contribution
AN - SCOPUS:33749050157
SN - 0780390296
SN - 9780780390294
T3 - ISSCS 2005: International Symposium on Signals, Circuits and Systems - Proceedings
SP - 15
EP - 18
BT - ISSCS 2005
T2 - ISSCS 2005: International Symposium on Signals, Circuits and Systems
Y2 - 14 July 2005 through 15 July 2005
ER -