Prototype fabrication of field-programmable digital filter LSIs using multiple-valued current-mode logic - Device scaling and future prospects

Katsuhiko Degawa, Takafumi Aoki, Tatsuo Higuchi

研究成果: Article査読

1 被引用数 (Scopus)

抄録

This paper presents prototype design and fabrication of Field-Programmable Digital Filter (FPDF) LSIs, which employ carry-propagation-free redundant arithmetic algorithms for faster operation and Multiple-Valued Current-Mode Logic (MV-CML) for high-density low-power implementation. The original contribution of this paper is to evaluate, through actual chip fabrication, the potential impacts of MV-CML circuit technology on hardware reduction in programmable LSIs. The prototype FPDF fabrication with 0.6μm and 0.35μm CMOS technology demonstrates that the chip area and power consumption can be significantly reduced, compared with the standard binary logic implementation. Major problems associated with device scaling are also analyzed to discuss future prospects of MV-CML technology.

本文言語English
ページ(範囲)545-565
ページ数21
ジャーナルJournal of Multiple-Valued Logic and Soft Computing
11
5-6
出版ステータスPublished - 2005 8 15

ASJC Scopus subject areas

  • ソフトウェア
  • 理論的コンピュータサイエンス
  • 論理

フィンガープリント

「Prototype fabrication of field-programmable digital filter LSIs using multiple-valued current-mode logic - Device scaling and future prospects」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル