Multiple-valued duplex asynchronous data transfer scheme for interleaving in LDPC decoders

Naoya Onizawa, Akira Mochizuki, Takahiro Hanyu, Vincent C. Gaudet

研究成果: Conference article査読

4 被引用数 (Scopus)

抄録

A novel duplex asynchronous data-transfer scheme based on multiple-valued encoding is proposed for interleaving in Low-Density Parity-Check (LDPC) decoders, where high-throughput interleavers between variable and check nodes without clock-distribution problems are highly advantageous. Since control signals and data from mutual nodes are multiplexed using a multi-level dual-rail code-word, the number of communication steps can be greatly reduced, which results in high-speed communication without any additional wires. The hardware is simply implemented by utilizing a multiple-valued current-mode circuit because all the information can be superposed on the same line. The advantages of the proposed asynchronous data-transfer scheme are discussed in comparison with corresponding synchronous and conventional asynchronous schemes.

本文言語English
ページ(範囲)138-143
ページ数6
ジャーナルProceedings of The International Symposium on Multiple-Valued Logic
出版ステータスPublished - 2005 9 20
イベント35th International Symposium on Multiple-Valued Logic, ISMVL 2005 - Calgary, Alta., Canada
継続期間: 2005 5 192005 5 21

ASJC Scopus subject areas

  • Computer Science(all)
  • Mathematics(all)

フィンガープリント 「Multiple-valued duplex asynchronous data transfer scheme for interleaving in LDPC decoders」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル