Memory hierarchy design for jetpipeline: to execute scalar and vector instructions in parallel

Takehito Sasaki, Takuya Nakaike, Koji Takano, Masayuki Katahira, Hiroaki Kobayashi, Tadao Nakamura

研究成果: Paper査読

1 被引用数 (Scopus)

抄録

Superscalar and VLIW architectures are based on instruction-level parallelism (ILP), which ideally achieve high performance to execute multiple instructions in parallel. However, the system performance is restricted because of the Von Neumann bottleneck. Therefore, the memory hierarchy design is very important in this kind of architecture. We have proposed a computer architecture named Jetpipeline, which can execute both vector and scalar instructions in parallel. To make full use of the computing ability of Jetpipeline, this paper presents the memory hierarchy design for Jetpipeline and evaluates the effect of the design on the system performance of Jetpipeline through simulations.

本文言語English
ページ66-73
ページ数8
出版ステータスPublished - 1997 1 1
イベントProceedings of the 1997 2nd Aizu International Symposium on Parallel Algorithms/Architecture Synthesis - Fukushima, Jpn
継続期間: 1997 3 171997 3 21

Other

OtherProceedings of the 1997 2nd Aizu International Symposium on Parallel Algorithms/Architecture Synthesis
CityFukushima, Jpn
Period97/3/1797/3/21

ASJC Scopus subject areas

  • Computer Science(all)

フィンガープリント 「Memory hierarchy design for jetpipeline: to execute scalar and vector instructions in parallel」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル