Low operating bias and matched input-output characteristics in graphene logic inverters

Song Lin Li, Hisao Miyazaki, Akichika Kumatani, Akinobu Kanda, Kazuhito Tsukagoshi

研究成果: Article査読

98 被引用数 (Scopus)

抄録

We developed a simple and novel method to fabricate complementary-like logic inverters based on ambipolar graphene field-effect transistors (FETs). We found that the top gate stacks (with both the metal and oxide layers) can be simply prepared with only one-step deposition process and show high capacitive efficiency. By employing such a top gate as the operating terminal, the operating bias can be lowered within 2 V. In addition, the complementary p- and n-type FET pairs can be also simply fulfilled through potential superposition effect from the drain bias. The inverters can be operated, with up to 4-7 voltage gains, in both the first and third quadrants due to the ambipolarity of graphene FETs. For the first time, a match between the input and output voltages is achieved in graphene logic devices, indicating the potential in direct cascading of multiple devices for future nanoelectronic applications.

本文言語English
ページ(範囲)2357-2362
ページ数6
ジャーナルNano Letters
10
7
DOI
出版ステータスPublished - 2010 7月 14
外部発表はい

ASJC Scopus subject areas

  • バイオエンジニアリング
  • 化学 (全般)
  • 材料科学(全般)
  • 凝縮系物理学
  • 機械工学

フィンガープリント

「Low operating bias and matched input-output characteristics in graphene logic inverters」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル