Low-energy asynchronous interleaver for clockless fully parallel LDPC decoding

Naoya Onizawa, Vincent C. Gaudet, Takahiro Hanyu

研究成果: Article査読

20 被引用数 (Scopus)

抄録

This paper presents a low-energy asynchronous interleaver for clockless fully parallel low-density parity-check (LDPC) decoding. The proposed data-transmission circuit based on a half-duplex single-track protocol makes it possible to realize a wire-efficient asynchronous interleaver with small energy consumption. Moreover, a data-monitoring system adaptively shuts down the asynchronous data-transmission circuit if not necessary, which reduces the number of data transmissions and, hence, the energy consumed. The clockless decoder with the proposed asynchronous interleaver is evaluated using a (1056,528) irregular LDPC code under a 90-nm CMOS process. As a result, the energy dissipation per uncoded bit at Eb/No of 5 dB becomes 54 pJ/bit with an uncoded throughput of 45.5 Gbps under a postlayout simulation. This represents a 92% decrease in energy per bit and a 1143% in throughput increase with respect to our previous clockless LDPC decoder.

本文言語English
論文番号5712175
ページ(範囲)1933-1943
ページ数11
ジャーナルIEEE Transactions on Circuits and Systems I: Regular Papers
58
8
DOI
出版ステータスPublished - 2011

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「Low-energy asynchronous interleaver for clockless fully parallel LDPC decoding」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル