TY - GEN
T1 - Integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic
AU - Hanyu, T.
AU - Ike, T.
AU - Kameyama, Michitaka
PY - 2000/1/1
Y1 - 2000/1/1
N2 - A new multiple-valued current-mode (MVCM) integrated circuit based on dual-rail differential logic, whose current-driving capability is high at a low supply voltage, is proposed to realize a totally self-checking circuit and an asynchronous-control circuit. Two nMOS transistors with different threshold voltages are used as complementary pass switches in the proposed differential-pair circuit (DPC), so that the outputs of the DPC always become stable even when non-code-word input (1, 1) are applied, which makes it possible to design a self-checking circuit by using the MVCM circuit. In addition, the dual-rail MVCM circuit technique can be naturally utilized for efficient realization of a two-color dual-rail data-transfer scheme in asynchronous communication. In fact, it is demonstrated that the performance of both a self-checking multiplier and a simple asynchronous control circuit is superior to that of the corresponding ordinary implementation.
AB - A new multiple-valued current-mode (MVCM) integrated circuit based on dual-rail differential logic, whose current-driving capability is high at a low supply voltage, is proposed to realize a totally self-checking circuit and an asynchronous-control circuit. Two nMOS transistors with different threshold voltages are used as complementary pass switches in the proposed differential-pair circuit (DPC), so that the outputs of the DPC always become stable even when non-code-word input (1, 1) are applied, which makes it possible to design a self-checking circuit by using the MVCM circuit. In addition, the dual-rail MVCM circuit technique can be naturally utilized for efficient realization of a two-color dual-rail data-transfer scheme in asynchronous communication. In fact, it is demonstrated that the performance of both a self-checking multiplier and a simple asynchronous control circuit is superior to that of the corresponding ordinary implementation.
KW - CMOS logic circuits
KW - CMOS technology
KW - Circuit faults
KW - Circuit testing
KW - Current mode circuits
KW - Logic circuits
KW - Low voltage
KW - Power dissipation
KW - Rails
KW - Very large scale integration
UR - http://www.scopus.com/inward/record.url?scp=0002641082&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0002641082&partnerID=8YFLogxK
U2 - 10.1109/PRDC.2000.897281
DO - 10.1109/PRDC.2000.897281
M3 - Conference contribution
AN - SCOPUS:0002641082
T3 - Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing, PRDC
SP - 27
EP - 33
BT - Proceedings - PRDC 2000, 2000 Pacific Rim International Symposium on Dependable Computing
PB - IEEE Computer Society
T2 - Pacific Rim International Symposium on Dependable Computing, PRDC 2000
Y2 - 18 December 2000 through 20 December 2000
ER -