TY - JOUR
T1 - Improvement of interfacial properties with interfacial layer in La2O3/Ge structure
AU - Song, J.
AU - Kakushima, K.
AU - Ahmet, P.
AU - Tsutsui, K.
AU - Sugii, N.
AU - Hattori, T.
AU - Iwai, H.
PY - 2007/9
Y1 - 2007/9
N2 - The electrical characteristics and interfacial properties of La2O3/Ge structures under various post-deposition annealing (PDA) conditions are studied. We found that the interfacial Ge oxide layer reduced the Dit, while redundant growth of the oxide led to increment of CET. In order to satisfy small CET and low Dit, appropriate interfacial layer (IL) thickness is assumed to be 1.0-1.5 nm. On the other hand, Ge sub-oxide in the IL caused to increase hysteresis. Instead, by introducing the Ge chemical oxide, an interfacial La-germanate layer formed with PDA at 500 °C in N2, which could reduced both the hysteresis and Dit.
AB - The electrical characteristics and interfacial properties of La2O3/Ge structures under various post-deposition annealing (PDA) conditions are studied. We found that the interfacial Ge oxide layer reduced the Dit, while redundant growth of the oxide led to increment of CET. In order to satisfy small CET and low Dit, appropriate interfacial layer (IL) thickness is assumed to be 1.0-1.5 nm. On the other hand, Ge sub-oxide in the IL caused to increase hysteresis. Instead, by introducing the Ge chemical oxide, an interfacial La-germanate layer formed with PDA at 500 °C in N2, which could reduced both the hysteresis and Dit.
KW - Germanate
KW - Germanium
KW - High-k
KW - Interface trap density
KW - LaO
KW - Lanthanum oxide
KW - PDA
UR - http://www.scopus.com/inward/record.url?scp=34248666115&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=34248666115&partnerID=8YFLogxK
U2 - 10.1016/j.mee.2007.04.107
DO - 10.1016/j.mee.2007.04.107
M3 - Article
AN - SCOPUS:34248666115
VL - 84
SP - 2336
EP - 2339
JO - Microelectronic Engineering
JF - Microelectronic Engineering
SN - 0167-9317
IS - 9-10
ER -