Implementation of phase-mode arithmetic elements for parallel signal processing

Takeshi Onomi, Yohei Horima, Masayuki Kobori, Itsuhei Shimizu, Koji Nakajima

研究成果: Conference article査読

3 被引用数 (Scopus)

抄録

We report the preliminary designs and the experimental results of high-speed digital processing elements based on phase-mode logic circuits. The core cell of these elements is a bit-serial adder cell consisting of the ICF gate which is the basic gate of phase-mode logic. Our main target is the application of the logic circuits to Digital Signal Processing. The basic arithmetic operations of DSP are a multiplication and an addition. Basic concept of the phase-mode pipelined parallel multiplier has been proposed previously. We design a 2 × 2 AND array block and a 2-bit ripple-carry adder for the primitive parallel pipelined multiplier and also a 2-bit subtractor with a pipelined structure. These processing elements have been fabricated using NEC standard 2.5 kA/cm2 Nb/AlOx/Nb process. The low-speed test results of these elements show correct operations. Numerical simulations show that a carry save adder (a 2-bit ripple carry adder) can operate over 10 GHz. We also discuss the prospects of large-scale SFQ DSP based on Nb junction technology.

本文言語English
ページ(範囲)583-586
ページ数4
ジャーナルIEEE Transactions on Applied Superconductivity
13
2 I
DOI
出版ステータスPublished - 2003 6月
外部発表はい
イベント2002 Applied Superconductivity Conference - Houston, TX, United States
継続期間: 2002 8月 42002 8月 9

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 凝縮系物理学
  • 電子工学および電気工学

フィンガープリント

「Implementation of phase-mode arithmetic elements for parallel signal processing」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル