Implementation of low power matched filter LSI for IMT-2000

Hiroyuki Nakase, K. Kubota, Suguru Kameda, K. Togura, K. Masu, K. Tsubouchi

研究成果: Paper査読

1 被引用数 (Scopus)

抄録

We have implemented a switched current matched filter (SIMF) LSI for the synchronization channel of IMT-2000. A partial correlation structure has been proposed for reducing current-transfer-error accumulation, which degrades correlation dynamic range. Degradation of correlation dynamic range can be improved 1.8dB at the current transfer error of 1%. Power consumption of 7.5mW has been estimated with 93% current-cut. 64chip SIMF has been fabricated using 0.8μm CMOS process. The correlation peaks can be clearly observed at the chip rate of 4Mcps. 0.2-dB degradation of probability of synchronization error has been obtained.

本文言語English
ページ964-968
ページ数5
出版ステータスPublished - 2000 12 1
イベント11th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC 2000) - London, United Kingdom
継続期間: 2000 9 182000 9 21

Other

Other11th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC 2000)
国/地域United Kingdom
CityLondon
Period00/9/1800/9/21

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「Implementation of low power matched filter LSI for IMT-2000」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル