Implementation and evaluation of a fine-grain Multiple-Valued Field Programmable VLSI based on Source-Coupled Logic

Haque Mohammad Munirul, Tomoaki Hasegawa, Michitaka Kameyama

研究成果: Conference article査読

9 被引用数 (Scopus)

抄録

This paper describes a design of a fine-grain Multiple-Valued Field-Programmable VLSI (MV-FPVLSI) based on Multiple-Valued Source-Coupled Logic (MVSCL). An MV-FPVLSI consists of identical cells, each of which is connected to 8-neighborhood ones through 1-bit switch block for each direction. An arbitrary 2-variable binary logic operation is realized using threshold logic gates. Using 0.35μm standard CMOS design rule, a bit-serial adder is designed using the MV-FPVLSI. Using HSPICE simulation tools, a cell is evaluated and compared with corresponding binary implementation. Comparison results show that, under normalized power consumption better performance can be achieved if the linear summation with weight 1 of the input currents is possible. Moreover, the area of a cell can be reduced to 24% without any degradation in performance. That is, highly-parallel operations can be done using the MV-FPVLSI under total chip area constraint.

本文言語English
ページ(範囲)120-125
ページ数6
ジャーナルProceedings of The International Symposium on Multiple-Valued Logic
出版ステータスPublished - 2005 9 20
イベント35th International Symposium on Multiple-Valued Logic, ISMVL 2005 - Calgary, Alta., Canada
継続期間: 2005 5 192005 5 21

ASJC Scopus subject areas

  • コンピュータ サイエンス(全般)
  • 数学 (全般)

フィンガープリント

「Implementation and evaluation of a fine-grain Multiple-Valued Field Programmable VLSI based on Source-Coupled Logic」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル