High-radix parallel dividers for VLSI signal processing

T. Aoki, H. Tokoyo, T. Higuchi

研究成果: Paper査読

8 被引用数 (Scopus)


This paper presents a unified approach for designing high-radix dividers for on-line signal and data processing applications. It has long been recognized that the use of higher radices makes possible the reduction of computational steps in division process. However, most of the conventional high-radix algorithms are not suited for designing high-speed parallel dividers since they require look-up tables for selecting quotient digits. In this paper, we present a high-radix divider design that does not assume the use of look-up tables and is applicable to arbitrary radices. By prescaling the operands and converting the representation of each partial remainder into partially non-redundant representation, the quotient digit can be obtained directly from the integer part of the partial remainder. This paper also discusses the design of a radix-8 fully parallel divider as an example.

出版ステータスPublished - 1996 1月 1
イベントProceedings of the 1996 9th IEEE Workshop on VLSI Signal Processing - San Francisco, CA, USA
継続期間: 1996 10月 301996 11月 1


OtherProceedings of the 1996 9th IEEE Workshop on VLSI Signal Processing
CitySan Francisco, CA, USA

ASJC Scopus subject areas

  • 信号処理


「High-radix parallel dividers for VLSI signal processing」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。