High-performance multiple-valued comparator based on active-load dual-rail differential logic for crosstalk-noise reduction

Akira Mochizuki, Masatomo Miura, Takahiro Hanyu

研究成果: Conference contribution

1 被引用数 (Scopus)

抄録

A new multiple-valued comparator based on active-load dual-rail differential logic is proposed for crosstalk-noise reduction while maintaining the switching speed. The use of dual-rail complementary differential-pair circuits (DPCs) whose outputs are summed up each other by wiring makes the common-mode noise reduced, yet the switching speed enhanced. By using the diode-connected cross-coupled PMOS active loads, the rapid transition behaviors in the DPC is relaxed appropriately, which can also eliminate a spike-shaped input noise. It is demonstrated in 0.18μm CMOS that the noise-reduction ratio and the switching delay of the proposed comparator is superior to those of a corresponding previous one.

本文言語English
ホスト出版物のタイトル37th International Symposium on Multiple-Valued Logic, ISMVL 2007
DOI
出版ステータスPublished - 2007 9月 3
イベント37th International Symposium on Multiple-Valued Logic, ISMVL 2007 - Oslo, Norway
継続期間: 2007 5月 132007 5月 16

出版物シリーズ

名前Proceedings of The International Symposium on Multiple-Valued Logic
ISSN(印刷版)0195-623X

Other

Other37th International Symposium on Multiple-Valued Logic, ISMVL 2007
国/地域Norway
CityOslo
Period07/5/1307/5/16

ASJC Scopus subject areas

  • コンピュータ サイエンス(全般)
  • 数学 (全般)

フィンガープリント

「High-performance multiple-valued comparator based on active-load dual-rail differential logic for crosstalk-noise reduction」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル