High-performance 0.1-μm-gate enhancement-mode InAlAs/InGaAs HEMTs using two-step-recessed gate technology

Tetsuya Suemitsu, Haruki Yokoyama, Yohtaro Umeda, Takatomo Enoki, Yasunobu Ishii

研究成果: Conference article査読

6 被引用数 (Scopus)

抄録

Novel approach for making high-performance enhancement-mode InAlAs/InGaAs HEMTs (E-HEMTs) are described for the first time. Most important for the fabrication of E-HEMTs is the suppression of the parasitic resistance due to side-etching around the gate periphery during gate recess etching. Two-step-recessed gate technology is utilized for this purpose. The first step of the gate recess etching removes cap layers wet-chemically down to an InP recess-stopping layer and the second step removes only the recess-stopping layer by Ar plasma etching. Etching selectivities for both steps are sufficient not to degrade the uniformity of devices on the wafer. The resulting structure achieves a positive threshold voltage of 49.0 mV with high transconductance. Due to the etching selectivity, the standard deviation of the threshold voltage is as small as 13.3 mV on a 3-inch wafer. A cutoff frequency of 208 GHz and a maximum frequency of oscillation of 460 GHz are obtained for the 0.1-μm-gate E-HEMTs. This technology for E-HEMTs are promising candidates for ultra-highspeed applications.

本文言語English
ページ(範囲)497-500
ページ数4
ジャーナルConference Proceedings - International Conference on Indium Phosphide and Related Materials
出版ステータスPublished - 1998 12月 1
外部発表はい
イベントProceedings of the 1998 International Conference on Indium Phosphide and Related Materials - Tsukuba, Jpn
継続期間: 1998 5月 111998 5月 15

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 電子工学および電気工学

フィンガープリント

「High-performance 0.1-μm-gate enhancement-mode InAlAs/InGaAs HEMTs using two-step-recessed gate technology」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル