FPGA-based systolic computational-memory array for scalable stencil computations

Kentaro Sano

研究成果: Chapter

7 被引用数 (Scopus)

抄録

Stencil computation is one of the typical kernels of numerical simulations, which requires acceleration for high-performance computing (HPC). However, the low operational-intensity of stencil computation makes it difficult to fully exploit the peak performance of recent multi-core CPUs and accelerators such as GPUs. Building custom-computing machines using programmable-logic devices, such as FPGAs, has recently been considered as a way to efficiently accelerate numerical simulations. Given of the many logic elements and embedded coarse-grained modules, state-of-the-art FPGAs are nowadays expected to efficiently perform floating-point operations with sustained performance comparable to or higher than that given by CPUs and GPUs. This chapter describes a case study of an FPGA-based custom computing machine (CCM) for high-performance stencil computations: a systolic computational-memory array (SCM array) implemented on multiple FPGAs.

本文言語English
ホスト出版物のタイトルHigh-Performance Computing Using FPGAs
出版社Springer New York
ページ279-303
ページ数25
9781461417910
ISBN(電子版)9781461417910
ISBN(印刷版)1461417902, 9781461417903
DOI
出版ステータスPublished - 2013 3 1

ASJC Scopus subject areas

  • Engineering(all)

フィンガープリント 「FPGA-based systolic computational-memory array for scalable stencil computations」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル