Fine-grain multiple-valued reconfigurable VLSI using universal-literal- based cells

Nobuaki Okada, Michitaka Kameyama

研究成果: Conference contribution

3 被引用数 (Scopus)

抄録

A fine-grain reconfigurable VLSI for various applications including arithmetic operations is developed. In the fine-grain architecture, it is important to define a cell function which leads to high utilization of a logic block and reduction of a switch block. From the point of view, a universal-literal-based multiple-valued cell suitable for bit-serial reconfigurable computation is proposed. One of an arbitrary 2-variable binary logic operation, an addition and a subtraction can be executed by one cell. Also, an nxn-bit multiplication can be executed by 4n cells. A series-gating differential-pair circuit is effectively employed for implementing a full-adder circuit of Sum and a universal literal circuit. Therefore, a very simple cell can be constructed using the circuit technology. Moreover, interconnection complexity can be reduced by utilizing multiple-valued signaling, where superposition of serial data bits and a start signal which indicates a head of one-word is introduced.

本文言語English
ホスト出版物のタイトルProceedings - 38th International Symposium on Multiple-Valued Logic, ISMVL 2008
ページ180-185
ページ数6
DOI
出版ステータスPublished - 2008 9 3
イベント38th International Symposium on Multiple-Valued Logic, ISMVL 2008 - Dallas, TX, United States
継続期間: 2008 5 222008 5 24

出版物シリーズ

名前Proceedings of The International Symposium on Multiple-Valued Logic
ISSN(印刷版)0195-623X

Other

Other38th International Symposium on Multiple-Valued Logic, ISMVL 2008
CountryUnited States
CityDallas, TX
Period08/5/2208/5/24

ASJC Scopus subject areas

  • Computer Science(all)
  • Mathematics(all)

フィンガープリント 「Fine-grain multiple-valued reconfigurable VLSI using universal-literal- based cells」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル