Electronics and firmware of the belle II silicon vertex detector readout system

Belle-II SVD Collaboraton

研究成果: Conference article査読

1 被引用数 (Scopus)

抄録

The Silicon Vertex Detector of the Belle II Experiment at KEK in Tsukuba, Japan, consists of 172 double-sided strip sensors. They are read out by 1748 APV25 chips, and the analog data are sent out of the radiation zone to 48 modules which convert them to digital. FPGAs then compensate line signal distortions using digital finite impulse response filters and detect data frames from the incoming stream. Then they perform pedestal subtraction, common mode correction and zero suppression, as well as calculate the peak timing and amplitude of each event from a set of data samples using a neural network.

本文言語English
ジャーナルProceedings of Science
2017-September
出版ステータスPublished - 2017
イベント2017 Topical Workshop on Electronics for Particle Physics, TWEPP 2017 - Santa Cruz, United States
継続期間: 2017 9 112017 9 14

ASJC Scopus subject areas

  • 一般

フィンガープリント

「Electronics and firmware of the belle II silicon vertex detector readout system」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル