TY - JOUR
T1 - Dynamic injection MNOS memory devices
AU - Kondo, Ryuji
AU - Yatsuda, Yuji
AU - Koyanagi, Mitsumasa
AU - Itoh, Yokichi
PY - 1980/1
Y1 - 1980/1
N2 - Dynamic Injection MNOS (DIMNOS) memory devices are proposed which feature high speed writing, 5 V drain voltage and a dynamic RAM with MNOS backup. These devices have one or two control gates and one MNOS memory between the control gates and field SiO2layer. In the above structures, the inversion layer under the MNOS gate is filled with charges transferred from the source through the control gates while writing voltage is being applied to MNOS gate. Then, the control gates are electrically closed and the stored charge in the inversion layer is injected into the interface between the thin SiO2and Si3N4layers in the MNOS. In the experimental results, N-channel Si-gate DIMNOS memory devices are written as fully as conventional MNOS memories in less than 50 nanoseconds. Furthermore, in the dynamic inhibited writing mode, writing is indeed inhibited with pulse widths shorter than 1.0 msec if the number of inhibited writing attempts is kept to less than 103by writing pulse shape improvement.
AB - Dynamic Injection MNOS (DIMNOS) memory devices are proposed which feature high speed writing, 5 V drain voltage and a dynamic RAM with MNOS backup. These devices have one or two control gates and one MNOS memory between the control gates and field SiO2layer. In the above structures, the inversion layer under the MNOS gate is filled with charges transferred from the source through the control gates while writing voltage is being applied to MNOS gate. Then, the control gates are electrically closed and the stored charge in the inversion layer is injected into the interface between the thin SiO2and Si3N4layers in the MNOS. In the experimental results, N-channel Si-gate DIMNOS memory devices are written as fully as conventional MNOS memories in less than 50 nanoseconds. Furthermore, in the dynamic inhibited writing mode, writing is indeed inhibited with pulse widths shorter than 1.0 msec if the number of inhibited writing attempts is kept to less than 103by writing pulse shape improvement.
UR - http://www.scopus.com/inward/record.url?scp=84939040433&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84939040433&partnerID=8YFLogxK
U2 - 10.7567/JJAPS.19S1.231
DO - 10.7567/JJAPS.19S1.231
M3 - Article
AN - SCOPUS:84939040433
VL - 19
SP - 231
EP - 237
JO - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
JF - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
SN - 0021-4922
ER -