Disturb-free three-dimensional vertical floating gate NAND with separated-sidewall control gate

Moon Sik Seo, Tetsuo Endoh

研究成果: Article査読

3 被引用数 (Scopus)

抄録

Recently, the three-dimensional (3D) vertical floating gate (FG) type NAND cell arrays with the sidewall control gate (SCG) structure are receiving attention to overcome the reliability issues of charge trap (CT) type 3D NAND. In order to achieve the multilevel cell (MLC) operation for lower bit cost in 3D NAND, it is important to eliminate reliability issues, such as the Vth distribution with interference and disturbance problems and Vth shift with retention issues. In this paper, we intensively investigated the disturbance problems of the 3D vertical FG type NAND cell with separatedsidewall control gate (S-SCG) structure for the reliable MLC operation. Above all, we successfully demonstrate the fully suppressed disturbance problems, such as indirect programming of the unselected cells, hot electron injection of the edge cells and direct influence to the neighboring passing cells, by using the S-SCG with 30 nm pillar size.

本文言語English
論文番号02BD04
ジャーナルJapanese journal of applied physics
51
2 PART 2
DOI
出版ステータスPublished - 2012 2 1

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

フィンガープリント 「Disturb-free three-dimensional vertical floating gate NAND with separated-sidewall control gate」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル