Development of FeRAM circuit technologies

Hiroki Koike, Tohru Miwa, Junichi Yamada, Hideo Toyoshima

研究成果: Article査読

抄録

This paper describes our circuit technologies that can be used to obtain fast and large-capacity FeRAMs with high reliability. The Non-driven Cell Plate Line Write/Read Scheme (NDP Scheme) offers a fast access time equivalent to that of DRAMs. This scheme makes it possible to access memory cells without having to drive the highly capacitive cell plate line, thus reducing write/read delay time. The Self-Reference Read Scheme is used to produce highly reliable FeRAMs, because it avoids the read voltage fluctuation, due to fatigue, imprint, and insufficient retention in the ferroelectric capacitors, between an accessed memory cell and the corresponding dummy memory cell. These technologies are essential for mega-bit-class FeRAMs.

本文言語English
ページ(範囲)231-234
ページ数4
ジャーナルNEC Research and Development
40
2
出版ステータスPublished - 1999 4 1
外部発表はい

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

フィンガープリント 「Development of FeRAM circuit technologies」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル