TY - JOUR
T1 - Design of lsi‐oriented digital signal processing system Based on Pulse‐Train Residue Arithmetic Circuits
AU - Tomabechi, Nobuhiro
AU - Kameyama, Michitaka
AU - Higuchi, Tatsuo
PY - 1986
Y1 - 1986
N2 - This paper describes a design method of high‐speed digital signal processing systems suitable for LSI fabrication. It utilizes the pulse‐train residue arithmetic circuit as a basic building block. This circuit lends itself to parallel and pipeline operations suitable f o r high‐speed digital signal processing, and permits modular‐design of the systems. A new master‐slice LSI on which the pulse‐train residue arithmetic circuits are arranged regularly, is presented. A method of minimizing the chip‐area for NMOS fabrication of the master‐slice is discussed. The layout of the pulse train residue arithmetic circuits on the LSI chip, and several parameters of the master‐slice such as the number of channels are discussed. Some demonstrative examples are presented to show the application of the master‐slice in the design of digital filter. The design method using master‐slices is relatively simple; it minimizes the chip‐count and improves the processing speed.
AB - This paper describes a design method of high‐speed digital signal processing systems suitable for LSI fabrication. It utilizes the pulse‐train residue arithmetic circuit as a basic building block. This circuit lends itself to parallel and pipeline operations suitable f o r high‐speed digital signal processing, and permits modular‐design of the systems. A new master‐slice LSI on which the pulse‐train residue arithmetic circuits are arranged regularly, is presented. A method of minimizing the chip‐area for NMOS fabrication of the master‐slice is discussed. The layout of the pulse train residue arithmetic circuits on the LSI chip, and several parameters of the master‐slice such as the number of channels are discussed. Some demonstrative examples are presented to show the application of the master‐slice in the design of digital filter. The design method using master‐slices is relatively simple; it minimizes the chip‐count and improves the processing speed.
UR - http://www.scopus.com/inward/record.url?scp=0022739401&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0022739401&partnerID=8YFLogxK
U2 - 10.1002/scj.4690170609
DO - 10.1002/scj.4690170609
M3 - Article
AN - SCOPUS:0022739401
VL - 17
SP - 76
EP - 84
JO - Systems and Computers in Japan
JF - Systems and Computers in Japan
SN - 0882-1666
IS - 6
ER -