Design of a one-transistor-cell multiple-valued CAM

Takahiro Hanyu, Naoki Kanagawa, Michitaka Kameyama

研究成果: Article

18 引用 (Scopus)

抜粋

A new high-density multiple-valued content-addressable memory (CAM) is proposed to perform highly parallel search operations in a limited chip area. The number of cells in the CAM is reduced by the use of multiple-valued data representation. Moreover, multiple-valued stored data correspond to the threshold voltage of a floating-gate MOS transistor, so that the cell circuit can be designed using only a single transistor. As a result, the cell area of the proposed four-valued CAM is reduced to 14% of that of a conventional dynamic binary CAM, and its performance is about 5.4-times higher than that of the corresponding binary one under a 0.8-μm standard EEPROM technology.

元の言語English
ページ(範囲)1669-1674
ページ数6
ジャーナルIEEE Journal of Solid-State Circuits
31
発行部数11
DOI
出版物ステータスPublished - 1996 11

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

フィンガープリント Design of a one-transistor-cell multiple-valued CAM' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用