Design and implementation of an nmos image processor based on quaternary logic

Takahiro Hanyu, Michitaka Kameyama, Tatsuo Higuchi

研究成果: Article

抜粋

In 4‐valued image processing, cellular logic operations can be performed by template or pattern matching. The simplification of the image processing algorithm is discussed using a minimization technique of multiple‐valued logic functions. Furthermore, from the viewpoint of hardware implementation, a new pattern matching scheme is proposed so that two different templates can be processed simultaneously in a pipelining manner. Based on these double pattern matching cells, a compact NMOS image processing chip has been implemented. It is demonstrated that the compactness derives from deduced interconnections in the double pattern matching cells using a quaternary T‐gate realized with pass transistors.

元の言語English
ページ(範囲)92-106
ページ数15
ジャーナルSystems and Computers in Japan
18
発行部数3
DOI
出版物ステータスPublished - 1987 1 1

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Information Systems
  • Hardware and Architecture
  • Computational Theory and Mathematics

フィンガープリント Design and implementation of an nmos image processor based on quaternary logic' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用