Design and FPGA implementation of a structure of evolutionary digital filters for hardware implementation

Hiroki Abe, Hiroki Arai, Masayuki Kawamata

研究成果: Conference article査読

1 被引用数 (Scopus)

抄録

In this paper, we design and implement an improved hardware-based evolutionary digital filter (EDF) version 2. The EDF is an adaptive digital filter which is controlled by adaptive algorithm based on evolutionary computation. The hardwarebased EDF version 1 consists of two submodules, that is, a filtering and fitness calculation (FFC) module and a reproduction and selection (RS) module. The FFC module has high computational ability to calculate the output and the fitness value since its submodules run in parallel. However, hardware size of the FFC module is large, and many machine cycles are needed. Thus, in the hardware-based EDF version 2, we combine the two modules to reduce its hardware size and machine cycles. A synthesis result on the FPGA shows the clock frequency is 65.5MHz and the maximum sampling rate of the hardware-based EDF version 2 is 4,948.1Hz. Moreover, the hardware-based EDF version 2 is 15.7 times faster than the hardware-based EDF version 1.

本文言語English
論文番号1464641
ページ(範囲)528-531
ページ数4
ジャーナルProceedings - IEEE International Symposium on Circuits and Systems
DOI
出版ステータスPublished - 2005 12月 1
イベントIEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan
継続期間: 2005 5月 232005 5月 26

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「Design and FPGA implementation of a structure of evolutionary digital filters for hardware implementation」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル