Collision detection VLSI processor for intelligent vehicles based on efficient coordinate transformation scheme

Masanori Hariyama, Michitaka Kameyama

研究成果: Paper査読

3 被引用数 (Scopus)

抄録

This paper describes a high-performance VLSI processor for the collision detection of intelligent vehicles. In the collision detection, high-computational power is essential in not only coordinate transformation but also matching operation between vehicle and obstacle pixels. In the processor, a content-addressable memory is introduced to store vehicle pixel information, so that the matching operation is drastically accelerated. Since vehicle pixel information is predetermined and not changed, the high-performance CAM based on a ROM cell is proposed. A parallel and pipelined architecture for the high-speed coordinate transformation is also proposed based on two-dimensional vector rotations and matrix multiplications.

本文言語English
ページ755-760
ページ数6
出版ステータスPublished - 1996 12月 1
イベントProceedings of the 1996 IEEE 22nd International Conference on Industrial Electronics, Control, and Instrumentation, IECON. Part 2 (of 3) - Taipei, Taiwan
継続期間: 1996 8月 51996 8月 10

Other

OtherProceedings of the 1996 IEEE 22nd International Conference on Industrial Electronics, Control, and Instrumentation, IECON. Part 2 (of 3)
CityTaipei, Taiwan
Period96/8/596/8/10

ASJC Scopus subject areas

  • 制御およびシステム工学
  • 電子工学および電気工学

フィンガープリント

「Collision detection VLSI processor for intelligent vehicles based on efficient coordinate transformation scheme」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル