Binary counter with new interface circuits in the extended phase-mode logic family

Takeshi Onomi, Yoshinao Mizugaki, Tsutomu Yamashita, Koji Nakajima

研究成果: Article査読

3 被引用数 (Scopus)

抄録

A binary counter circuit in the extended phasemode logic (EPL) family is presented. The EPL family utilizes a single flux quantum as an information bit carrier. Numerical simulations show that a binary counter circuit with a Josephson critical current density of l k A/cm2 can operate up to a 30 GHz input signal. The circuit has been fabricated using Nb/AlOx/Nb Josephson junction technology. New interface circuits are employed in the fabricated chip. A low speed test result shows the correct operation of the binary counter.

本文言語English
ページ(範囲)1200-1203
ページ数4
ジャーナルIEICE Transactions on Electronics
E79-C
9
出版ステータスPublished - 1996
外部発表はい

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 電子工学および電気工学

フィンガープリント

「Binary counter with new interface circuits in the extended phase-mode logic family」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル