Asynchronous pulse neural network model for VLSI implementation

Mitsuru Hanagata, Yoshihiko Horio, Kazuyuki Aihara

研究成果: Article査読

7 被引用数 (Scopus)

抄録

An asynchronous pulse neural network model which is suitable for VLSI implementation is proposed. The model neuron can function as a coincidence detector as well as an integrator depending on its internal time-constant relative to the external one, and show complex dynamical behavior including chaotic responses. A network with the proposed neurons can process spatio-temporal coded information through dynamical cell assemblies with functional synaptic connections.

本文言語English
ページ(範囲)1853-1859
ページ数7
ジャーナルIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
E81-A
9
出版ステータスPublished - 1998 1 1
外部発表はい

ASJC Scopus subject areas

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics

フィンガープリント 「Asynchronous pulse neural network model for VLSI implementation」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル