An MTJ-based nonvolatile associative memory architecture with intelligent power-saving scheme for high-speed low-power recognition applications

Yitao Ma, Tadashi Shibata, Tetsuo Endoh

研究成果: Conference contribution

10 被引用数 (Scopus)

抄録

A nonvolatile associative memory architecture based on the Magnetic Tunnel Junction (MTJ) devices has been proposed for high-speed low-power recognition. In order to reduce the power dissipation without sacrificing the speed performance, an intelligent power-saving scheme has been developed taking the advantage of non-volatility of MTJ devices. The power lines of 4-Transistor 2-MTJ nonvolatile memory cells are controlled by not only word line signals but also the internal power control signals supplied from the data-mask/power-gating units to only activate the currently accessed memory elements. The proof-of-concept chip for 128-dimension data vectors has been designed under a 90-nm 5-metal CMOS/MTJ hybrid technology, and the chip operation at 100MHz has been verified by SPICE simulation. Compared to the conventional 6T-SRAM architecture, the proposed architecture achieves the higher speed and up to 97% power reduction. Moreover, this architecture is also proved to be particularly suitable for the applications with higher dimension data vectors.

本文言語English
ホスト出版物のタイトル2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013
ページ1248-1251
ページ数4
DOI
出版ステータスPublished - 2013 9 9
イベント2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013 - Beijing, China
継続期間: 2013 5 192013 5 23

出版物シリーズ

名前Proceedings - IEEE International Symposium on Circuits and Systems
ISSN(印刷版)0271-4310

Other

Other2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013
国/地域China
CityBeijing
Period13/5/1913/5/23

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「An MTJ-based nonvolatile associative memory architecture with intelligent power-saving scheme for high-speed low-power recognition applications」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル