An architecture of small-scaled neuro-hardware using probabilistically-calculated pulse neurons

Takeshi Kawashima, Akio Ishiguro, Shigeru Okuma

研究成果: Article査読

抄録

This article proposed an architecture of a neuro-hardware that can be realized on by far a small-scaled circuit compared to the conventional approach. In order to reduce the scale of the circuits, the architecture employs a new method of computing the membrane potential and the sigmoidal function by encapsulating the probability properties into relative delay between two pulses of the different signal lines. Proposed architecture enables to integrate more than one hundred of neurons on a latest FPGA chip, which means thirteen-fold miniaturization compared to conventional architecture.

本文言語English
ページ(範囲)1520-1525
ページ数6
ジャーナルProceedings of the IEEE International Conference on Systems, Man and Cybernetics
3
DOI
出版ステータスPublished - 2001 1 1
外部発表はい

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Hardware and Architecture

フィンガープリント 「An architecture of small-scaled neuro-hardware using probabilistically-calculated pulse neurons」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル