An approach to realize time-sharing of flip-flops in time-multiplexed FPGAs

Md Ashfaquzzaman Khan, Naoto Miyamoto, Takeshi Ohkawa, Amir Jamak, Soichiro Kita, Koji Kotani, Tadahiro Ohmi

研究成果: Conference contribution

3 被引用数 (Scopus)

抄録

This paper introduces a new approach to realize time-sharing of flip-flops in time-multiplexed FPGAs. In order to implement large circuits in time-multiplexed FPGAs, it is important that flip-flops, as well as combinational logics, must be time-shared efficiently. To handle sequential circuits, previous works either required large amount of communication between sub-circuits or caused storage overhead due to buffer usage, resulting to complicated placing and routing tasks and limiting the size of target circuit that can be implemented. We propose a simple algorithm that can efficiently realize time-sharing of flip-flops by refining an initial partitioning. Experimental results show that implementation of our approach can eliminate all storage overhead while the resultant change in the amount of communication between sub-circuits can be kept less than ±4%. We have also designed and fabricated a new temporal communication module, and implemented our new approach on it.

本文言語English
ホスト出版物のタイトルProceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04
編集者O. Diessel, J. Williams
ページ351-354
ページ数4
出版ステータスPublished - 2004 12月 1
イベント2004 IEEE International Conference on Field-Programmable Technology, FPT '04 - Brisbane, Australia
継続期間: 2004 12月 62004 12月 8

出版物シリーズ

名前Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Other

Other2004 IEEE International Conference on Field-Programmable Technology, FPT '04
国/地域Australia
CityBrisbane
Period04/12/604/12/8

ASJC Scopus subject areas

  • 工学(全般)

フィンガープリント

「An approach to realize time-sharing of flip-flops in time-multiplexed FPGAs」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル