Adjacent-state monitoring based fine-grained power-gating scheme for a low-power asynchronous pipelined system

Takao Kawano, Naoya Onizawa, Atsushi Matsumoto, Takahiro Hanyu

研究成果: Conference contribution

5 被引用数 (Scopus)

抄録

A new gate-level power-gating scheme with a small power-gating controller is proposed for greedily power-aware asynchronous pipelined system. The power supply of each standby stage consisting of a combinational block and a pipeline latch can be cut off by a sleep transistor, because a condition of an asynchronous operation is always monitored by using signal conditions in adjacent stages, which completely eliminates wasted power dissipation in standby stages. Since sleep-transistor control signals in each stage are simply generated by just modifying asynchronous control signals in its adjacent stage, the power-gating controller can be realized by inserting a few basic logic gates. The efficiency of the proposed scheme is demonstrated by using HSPICE simulation. The leakage power dissipation of the asynchronous circuit using the proposed method is reduced to 11.8% in comparison with that of the asynchronous one using a conventional power-gating method.

本文言語English
ホスト出版物のタイトル2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
ページ2067-2070
ページ数4
DOI
出版ステータスPublished - 2011 8 2
イベント2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 - Rio de Janeiro, Brazil
継続期間: 2011 5 152011 5 18

出版物シリーズ

名前Proceedings - IEEE International Symposium on Circuits and Systems
ISSN(印刷版)0271-4310

Other

Other2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
国/地域Brazil
CityRio de Janeiro
Period11/5/1511/5/18

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「Adjacent-state monitoring based fine-grained power-gating scheme for a low-power asynchronous pipelined system」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル