This paper describes a novel design of a linear‐phase FIR filter and its hardware. The proposed filter has a hierarchical building block structure of tapped‐cascaded lower‐order subfilters. Since this architecture can reduce the sensitivity of the rounded filter coefficients, an effective high‐speed processing of the subfilter can be performed by using adders instead of multipliers. Also, identical subfilters are arranged regularly so that the architecture is suitable for LSI implementation. Another important feature is that the design of the higher‐order FIR filter can be replaced with that of the lower‐order subfilter. An LSI implementation of about a 45‐order FIR filter also is described.
|ジャーナル||Electronics and Communications in Japan (Part III: Fundamental Electronic Science)|
|出版ステータス||Published - 1991|
ASJC Scopus subject areas
- Electrical and Electronic Engineering