A 288Kbit memory chip featuring a one-transistor gain cell on SOI of the size 0.21 μ m2(7F2 with F=0.175 μ m) which we named the floating body transistor cell(FBC) is presented and basic characteristics of the cell and the memory chip performance are disclosed. The threshold voltages of a cell transistor in the chip for the data "1" and for the data "0" are measured by using a direct access test circuit and a fail bit map for the 96Kbit array is obtained. A sensing scheme which was designed to eliminate the effect of cell characteristics variation due to process and temperature fluctuation as common mode noise is verified to be working and the random access time is measured to be less than 100ns. The characteristics of data hold demonstrate that the FBC can satisfy retention time specifications for some embedded memories. The access time and the data retention time show that the FBC has a potential to be used as a future embedded DRAM memory cell.
|出版ステータス||Published - 2003 10 1|
|イベント||2003 Symposium on VLSI Circuits - Kyoto, Japan|
継続期間: 2003 6 12 → 2003 6 14
|Other||2003 Symposium on VLSI Circuits|
|Period||03/6/12 → 03/6/14|
ASJC Scopus subject areas