A design of a Capacitorless 1T-DRAM Cell Using Gate-induced Drain Leakage (GIDL) Current for Low-power and High-speed Embedded Memory

Eiji Yoshida, Tetsu Tanaka

研究成果: Conference article › 査読

19 被引用数 (Scopus)

抄録

A capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for write operation was demonstrated for the first time. Compared with the conventional write operation with impact ionization current, write operation with GIDL current provides low-power and high-speed operation. The capacitorless 1T-DRAM is the most promising technology for high performance embedded DRAM LSI.

本文言語English
ページ（範囲）913-916
ページ数4
ジャーナルTechnical Digest - International Electron Devices Meeting
出版ステータスPublished - 2003
イベントIEEE International Electron Devices Meeting - Washington, DC, United States
継続期間: 2003 12 8 → 2003 12 10

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering
  • Materials Chemistry

文献へのアクセス

フィンガープリント 「A design of a Capacitorless 1T-DRAM Cell Using Gate-induced Drain Leakage (GIDL) Current for Low-power and High-speed Embedded Memory」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル