55 ns 16 Mb DRAM

Toshio Takeshima, Masahide Takada, Hiroki Koike, Hiroshi Watanabe, Shigeru Koshimaru, Kenjiro Mitake, Wataru Kikuchi, Takaho Tanigawa, Tatsunori Murotani, Kenji Noda, Kazuhiro Tasaka, Koji Yamanaka, Kuniaka Koyama

研究成果: Conference article

10 引用 (Scopus)

抜粋

The authors describe a 16-Mb CMOS DRAM (dynamic RAM) with 55-ns access time and 130-mm2 chip area. It features a high-speed latched sensing (LS) scheme and a built-in self-test (BIST) function with a microprogrammable ROM in which automatic test pattern generation procedures are stored by microcoded programs. To achieve 55-ns access time, the DRAM combines the LS scheme with conventional double-Al-layer wiring and 5-V peripheral circuits. The bit-line sense circuits, driven at 3.3 V from an internal voltage converter to ensure 0.6 μm MOS memory cell reliability, are shown. Both sensing speed and signal voltage are lower at 3.3 V operation than at 5 V operation. However, the LS scheme compensates for these drawbacks and achieves fast access time and high sensitivity. Operational waveforms for 55-ns row-address-strobe access time for a typical chip under normal conditions are shown, and chip characteristics are summarized.

元の言語English
ページ(範囲)246-247, 353
ジャーナルDigest of Technical Papers - IEEE International Solid-State Circuits Conference
32
出版物ステータスPublished - 1989 12 1
外部発表Yes
イベントIEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC 1989) - New York, NY, USA
継続期間: 1989 2 151989 2 17

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

フィンガープリント 55 ns 16 Mb DRAM' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Takeshima, T., Takada, M., Koike, H., Watanabe, H., Koshimaru, S., Mitake, K., Kikuchi, W., Tanigawa, T., Murotani, T., Noda, K., Tasaka, K., Yamanaka, K., & Koyama, K. (1989). 55 ns 16 Mb DRAM. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 32, 246-247, 353.