40-Gb/s serial-to-parallel and parallel-to-serial conversion with an optically clocked transistor array

Ryohei Urata, Ryo Takahashi, Tetsuya Suemitsu, Hiroyuki Suzuki

研究成果: Conference contribution

抄録

We have fabricated an optically clocked transistor array in a 0.18-μm-gate-length high-electron-mobility-transistor technology for dual serial-to-parallel and parallel-to-serial conversion (time demux/mux) of asynchronous optical packets. An eight channel array demonstrates 40-Gb/s serial-to-parallel and parallel-to-serial conversion.

本文言語English
ホスト出版物のタイトルProceedings - Thirteenth International Symposium on Temporal Representation and Reasoning, TIME 2006
出版ステータスPublished - 2006 12 14
外部発表はい
イベント2006 Optical Fiber Communication Conference, and the 2006 National Fiber Optic Engineers Conference - Anaheim, CA, United States
継続期間: 2006 3 52006 3 10

出版物シリーズ

名前2006 Optical Fiber Communication Conference, and the 2006 National Fiber Optic Engineers Conference
2006

Other

Other2006 Optical Fiber Communication Conference, and the 2006 National Fiber Optic Engineers Conference
CountryUnited States
CityAnaheim, CA
Period06/3/506/3/10

ASJC Scopus subject areas

  • Engineering(all)

フィンガープリント 「40-Gb/s serial-to-parallel and parallel-to-serial conversion with an optically clocked transistor array」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル