VLSI-ORIENTED DIGITAL SIGNAL PROCESSOR BASED ON PULSE-TRAIN RESIDUE ARITHMETIC CIRCUIT WITH A MULTIPLIER.

Michitaka Kameyama, Oluwole Adegbenro, Tatsuo Higuchi

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)

Abstract

This paper proposes a new residue number multiplication scheme based on the cyclic type of relationship which exists between the entries in the residue number multiplication truth-table when the modulus is any prime number. Using the scheme, multiplication is direct without table consultation and an entire truth-table is realizable. The multiplier circuit is simple and compact and allows pipelined processing of data. The flexibility of the multiplier is exploited in the implementation of an RNS based high-order FIR digital filter by using a programmable low order section. The suitability of the modular digital processor for VLSI is also indicated.

Original languageEnglish
Pages (from-to)14-21
Number of pages8
JournalTransactions of the Institute of Electronics and Communication Engineers of Japan. Section E
VolumeE68
Issue number1
Publication statusPublished - 1985 Jan 1

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint

Dive into the research topics of 'VLSI-ORIENTED DIGITAL SIGNAL PROCESSOR BASED ON PULSE-TRAIN RESIDUE ARITHMETIC CIRCUIT WITH A MULTIPLIER.'. Together they form a unique fingerprint.

Cite this