Very low power consumption Viterbi decoder LSIC employing the SST (scarce state transition) scheme for multimedia mobile communications

K. Seki, S. Kubota, M. Mizoguchi, S. Kato

Research output: Contribution to journalArticlepeer-review

15 Citations (Scopus)

Abstract

A very low power consumption Viterbi decoder LSIC has been developed by using a low supply voltage 0.8μm CMOS master slice process technology. By employing the scarce state transition (SST) scheme, this LSIC achieves a drastic reduction in power consumption below 600μW at a supply voltage of IV when the data rate is 1152kbit/s and the bit error rate is less than 10-3. This excellent performance has paved the way to employing the strong forward error correction and low power consumption portable terminals for personal communications, mobile multimedia communications, and digital and audio broadcasting.

Original languageEnglish
Pages (from-to)637-639
Number of pages3
JournalElectronics Letters
Volume30
Issue number8
DOIs
Publication statusPublished - 1994 Jan 1

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Very low power consumption Viterbi decoder LSIC employing the SST (scarce state transition) scheme for multimedia mobile communications'. Together they form a unique fingerprint.

Cite this