Ultrafast low-power operation of p+-n+ double-gate SOI MOSFETs

Tetsu Tanaka; Kunihiro Suzuki; Hiroshi Horie; Toshihiro Sugii

Ultrafast low-power operation of p⁺-n⁺ double-gate SOI MOSFETs

Tetsu Tanaka, Kunihiro Suzuki, Hiroshi Horie, Toshihiro Sugii

Research output: Contribution to journal › Conference article › peer-review

Abstract

In this study, p⁺-n⁺ double-gate SOI MOSFET's have been fabricated using direct bonded SOI wafers just 40 nm thick. These devices, with an appropriate V_th, have good short-channel behavior and a large drive current. Obtained is an inverter delay time of 43 ps at 1 V, and 27 ps at 2 V, for Lg = 0.19 μm. These are the fastest reported values for this gate length.

Original language	English
Pages (from-to)	11-12
Number of pages	2
Journal	Digest of Technical Papers - Symposium on VLSI Technology
Publication status	Published - 1994 Dec 1
Externally published	Yes
Event	Proceedings of the 1994 Symposium on VLSI Technology - Honolulu, HI, USA Duration: 1994 Jun 7 → 1994 Jun 9

ASJC Scopus subject areas

Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Ultrafast low-power operation of p<sup>+</sup>-n<sup>+</sup> double-gate SOI MOSFETs'. Together they form a unique fingerprint.

Cite this

@article{44b234c9228d4c9db4d3a70a8d68b3fe,

title = "Ultrafast low-power operation of p+-n+ double-gate SOI MOSFETs",

abstract = "In this study, p+-n+ double-gate SOI MOSFET's have been fabricated using direct bonded SOI wafers just 40 nm thick. These devices, with an appropriate Vth, have good short-channel behavior and a large drive current. Obtained is an inverter delay time of 43 ps at 1 V, and 27 ps at 2 V, for Lg = 0.19 μm. These are the fastest reported values for this gate length.",

author = "Tetsu Tanaka and Kunihiro Suzuki and Hiroshi Horie and Toshihiro Sugii",

year = "1994",

month = dec,

day = "1",

language = "English",

pages = "11--12",

journal = "Digest of Technical Papers - Symposium on VLSI Technology",

issn = "0743-1562",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "Proceedings of the 1994 Symposium on VLSI Technology ; Conference date: 07-06-1994 Through 09-06-1994",

}

TY - JOUR

T1 - Ultrafast low-power operation of p+-n+ double-gate SOI MOSFETs

AU - Tanaka, Tetsu

AU - Suzuki, Kunihiro

AU - Horie, Hiroshi

AU - Sugii, Toshihiro

PY - 1994/12/1

Y1 - 1994/12/1

N2 - In this study, p+-n+ double-gate SOI MOSFET's have been fabricated using direct bonded SOI wafers just 40 nm thick. These devices, with an appropriate Vth, have good short-channel behavior and a large drive current. Obtained is an inverter delay time of 43 ps at 1 V, and 27 ps at 2 V, for Lg = 0.19 μm. These are the fastest reported values for this gate length.

AB - In this study, p+-n+ double-gate SOI MOSFET's have been fabricated using direct bonded SOI wafers just 40 nm thick. These devices, with an appropriate Vth, have good short-channel behavior and a large drive current. Obtained is an inverter delay time of 43 ps at 1 V, and 27 ps at 2 V, for Lg = 0.19 μm. These are the fastest reported values for this gate length.

UR - http://www.scopus.com/inward/record.url?scp=0028583847&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028583847&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0028583847

SP - 11

EP - 12

JO - Digest of Technical Papers - Symposium on VLSI Technology

JF - Digest of Technical Papers - Symposium on VLSI Technology

SN - 0743-1562

T2 - Proceedings of the 1994 Symposium on VLSI Technology

Y2 - 7 June 1994 through 9 June 1994

ER -

Ultrafast low-power operation of p+-n+ double-gate SOI MOSFETs

Abstract

ASJC Scopus subject areas

Other files and links

Cite this

Ultrafast low-power operation of p⁺-n⁺ double-gate SOI MOSFETs