## Abstract

This paper presents synthesis of reversible circuits using the Y-gate. The standard reversible circuit has the same number of input and output signals. Such circuits are in general built from reversible gates that similarly have the same number of inputs and outputs. In new technologies, the Y-gate has unequal number of inputs and outputs and so the circuit composed of such gates can have either equal (standard model) or unequal numbers of input and output signals. We introduce the concepts of pseudo-reversible functions. First, a brief overview of reversible logic, Y-gates and Prolog, which form the foundation for this work, is presented. This is followed by the description of an exhaustive search algorithm that generates all circuits from Y gates under certain constraints. We give examples of synthesized circuits.

Original language | English |
---|---|

Title of host publication | ISMVL 2010 - 40th IEEE International Symposium on Multiple-Valued Logic |

Pages | 245-251 |

Number of pages | 7 |

DOIs | |

Publication status | Published - 2010 Aug 12 |

Event | 40th IEEE International Symposium on Multiple-Valued Logic, ISMVL 2010 - Barcelona, Spain Duration: 2010 May 26 → 2010 May 28 |

### Other

Other | 40th IEEE International Symposium on Multiple-Valued Logic, ISMVL 2010 |
---|---|

Country | Spain |

City | Barcelona |

Period | 10/5/26 → 10/5/28 |

## ASJC Scopus subject areas

- Computer Science(all)
- Mathematics(all)