Switch block architecture for multi-context FPGAs using hybrid multiple-valued/binary context switching signals

Yoshihiro Nakatani; Masanori Hariyama; Michitaka Kameyama

doi:10.1109/ISMVL.2006.40

Switch block architecture for multi-context FPGAs using hybrid multiple-valued/binary context switching signals

Yoshihiro Nakatani, Masanori Hariyama, Michitaka Kameyama

INF - Computer and Mathematical Sciences

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

Multi-context (MC) FPGAs have multiple memory bits per configuration bit forming configuration planes for fast switching between contexts. Large amount of memory causes significant overhead in area and power consumption. This paper presents two key technologies. The first is a floating-gate-MOS functional pass gate that merges storage and switching functions area-efficiently. The second is the use of a hybrid multiple-valued/binary context switching signal that eliminates redundancy of a conventional MC-switch with high scalability. The transistor count of the proposed MC-switch is reduced to 7% in comparison with that of a SRAM-based one.

Original language	English
Title of host publication	36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006
Number of pages	1
DOIs	https://doi.org/10.1109/ISMVL.2006.40
Publication status	Published - 2006 Nov 21
Event	36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006 - Singapore, Singapore Duration: 2006 May 17 → 2006 May 20

Publication series

Name	Proceedings of The International Symposium on Multiple-Valued Logic
ISSN (Print)	0195-623X

Other

Other	36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006
Country	Singapore
City	Singapore
Period	06/5/17 → 06/5/20

ASJC Scopus subject areas

Computer Science(all)
Mathematics(all)

Access to Document

10.1109/ISMVL.2006.40

Fingerprint Dive into the research topics of 'Switch block architecture for multi-context FPGAs using hybrid multiple-valued/binary context switching signals'. Together they form a unique fingerprint.

Cite this

Switch block architecture for multi-context FPGAs using hybrid multiple-valued/binary context switching signals. / Nakatani, Yoshihiro; Hariyama, Masanori; Kameyama, Michitaka.

36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006. 2006. 1623969 (Proceedings of The International Symposium on Multiple-Valued Logic).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Nakatani, Y, Hariyama, M & Kameyama, M 2006, Switch block architecture for multi-context FPGAs using hybrid multiple-valued/binary context switching signals. in 36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006., 1623969, Proceedings of The International Symposium on Multiple-Valued Logic, 36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006, Singapore, Singapore, 06/5/17. https://doi.org/10.1109/ISMVL.2006.40

@inproceedings{1adef5c35eb34ad18ac83681a6ed555f,

title = "Switch block architecture for multi-context FPGAs using hybrid multiple-valued/binary context switching signals",

abstract = "Multi-context (MC) FPGAs have multiple memory bits per configuration bit forming configuration planes for fast switching between contexts. Large amount of memory causes significant overhead in area and power consumption. This paper presents two key technologies. The first is a floating-gate-MOS functional pass gate that merges storage and switching functions area-efficiently. The second is the use of a hybrid multiple-valued/binary context switching signal that eliminates redundancy of a conventional MC-switch with high scalability. The transistor count of the proposed MC-switch is reduced to 7% in comparison with that of a SRAM-based one.",

author = "Yoshihiro Nakatani and Masanori Hariyama and Michitaka Kameyama",

year = "2006",

month = nov,

day = "21",

doi = "10.1109/ISMVL.2006.40",

language = "English",

isbn = "0769525326",

series = "Proceedings of The International Symposium on Multiple-Valued Logic",

booktitle = "36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006",

note = "36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006 ; Conference date: 17-05-2006 Through 20-05-2006",

}

TY - GEN

T1 - Switch block architecture for multi-context FPGAs using hybrid multiple-valued/binary context switching signals

AU - Nakatani, Yoshihiro

AU - Hariyama, Masanori

AU - Kameyama, Michitaka

PY - 2006/11/21

Y1 - 2006/11/21

N2 - Multi-context (MC) FPGAs have multiple memory bits per configuration bit forming configuration planes for fast switching between contexts. Large amount of memory causes significant overhead in area and power consumption. This paper presents two key technologies. The first is a floating-gate-MOS functional pass gate that merges storage and switching functions area-efficiently. The second is the use of a hybrid multiple-valued/binary context switching signal that eliminates redundancy of a conventional MC-switch with high scalability. The transistor count of the proposed MC-switch is reduced to 7% in comparison with that of a SRAM-based one.

AB - Multi-context (MC) FPGAs have multiple memory bits per configuration bit forming configuration planes for fast switching between contexts. Large amount of memory causes significant overhead in area and power consumption. This paper presents two key technologies. The first is a floating-gate-MOS functional pass gate that merges storage and switching functions area-efficiently. The second is the use of a hybrid multiple-valued/binary context switching signal that eliminates redundancy of a conventional MC-switch with high scalability. The transistor count of the proposed MC-switch is reduced to 7% in comparison with that of a SRAM-based one.

UR - http://www.scopus.com/inward/record.url?scp=33751051158&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33751051158&partnerID=8YFLogxK

U2 - 10.1109/ISMVL.2006.40

DO - 10.1109/ISMVL.2006.40

M3 - Conference contribution

AN - SCOPUS:33751051158

SN - 0769525326

SN - 9780769525327

T3 - Proceedings of The International Symposium on Multiple-Valued Logic

BT - 36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006

T2 - 36th International Symposium on Multiple-Valued Logic, 2006. ISMVL 2006

Y2 - 17 May 2006 through 20 May 2006

ER -