Stable readout circuit for ferroelectric random access memory using complementary metal-oxide-semiconductor-inverter-based capacitive-feedback charge-integration scheme

Koji Kotani, Yohei Koshimoto, Takashi Ito

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Abstract

A capacitive-feedback charge-integration circuit composed of a simple complementary metal-oxide-semiconductor (CMOS) inverter amplifier was applied to a stable readout operation of a low-power low-voltage ferroelectric random access memory (FeRAM). Plate-line driving voltage can be fully applied to a ferroelectric capacitor, and readout signal voltage is independent of bitline capacitance owing to the negative feedback effect. Fluctuations in CMOS inverter amplifier characteristics can be compensated for by an autozeroing mechanism. A CMOS inverter amplifier operating point shift induced by a charge injection mechanism is very effective for increasing signal voltage amplitude. The circuit configuration and operation of the proposed scheme are very simple. A test circuit was fabricated and its operation was confirmed by measurement. The compensation for the threshold voltage fluctuation and the low-power operation of the proposed circuit were also demonstrated by simulation.

Original languageEnglish
Article number04DE10
JournalJapanese journal of applied physics
Volume49
Issue number4 PART 2
DOIs
Publication statusPublished - 2010 Apr

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

Fingerprint Dive into the research topics of 'Stable readout circuit for ferroelectric random access memory using complementary metal-oxide-semiconductor-inverter-based capacitive-feedback charge-integration scheme'. Together they form a unique fingerprint.

Cite this