Set-valued logic circuits for next generation VLSI architectures

Takafumi Aoki, Tatsuo Higuchi

Research output: Contribution to journalConference article

2 Citations (Scopus)

Abstract

This paper presents the concept of `set-valued logic' as a foundation for next-generation integrated systems free from interconnection problems. The set-valued logic system employs multiplexable information carriers to achieve highly parallel processing with reduced interconnections. This paper also proposes a new approach to the construction of set-valued logic VLSIs employing pseudo-random sequences as information carriers.

Original languageEnglish
Pages (from-to)140-147
Number of pages8
JournalProceedings of The International Symposium on Multiple-Valued Logic
Publication statusPublished - 1998 Jan 1
EventProceedings of the 1998 28th International Symposium on Multiple-Valued Logic - Fukuoka, Jpn
Duration: 1998 May 271998 May 29

ASJC Scopus subject areas

  • Chemical Health and Safety
  • Hardware and Architecture
  • Safety, Risk, Reliability and Quality
  • Logic

Fingerprint Dive into the research topics of 'Set-valued logic circuits for next generation VLSI architectures'. Together they form a unique fingerprint.

  • Cite this