Scalable FPGA-array for high-performance and power-efficient computation based on difference schemes

Kentaro Sano, Wang Luzhou, Yoshiaki Hatsuda, Satoru Yamamoto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

For numerical computations requiring a relatively high ratio of data access to operation, the scalability of memory bandwidth is key to performance improvement. In this paper, we propose a scalable FPGAarray to achieve custom computing machines for high-performance and power-efficient scientific simulations based on difference schemes. With the FPGA-array, we construct a systolic computational-memory array (SCMA) by homogeneously partitioning the SCMA among multiple tightly-coupled FPGAs. A large SCMA implemented using a lot of FPGAs achieves highperformance computation with scalable memory-bandwidth and scalable arithmetic-performance according to the array size. For feasibility demonstration and quantitative evaluation, we design and implement the SCMA of 192 processing elements over two ALTERA StratixII FPGAs. The implemented SCMA running at 106MHz achieves the sustained performances of 32.8 to 36.5 GFlops in single precision for three benchmark computations while the peak performance is 40.7 GFlops. In comparison with a 3.4GHz Pentium4 processor, the SCMAs consume 70% to 87% power and require only 3% to 7% energy consumption for the same computations. Based on the requirement model for inter-FPGA bandwidth, we illustrate that SCMAs are completely scalable for the currently available high-end to low-end FPGAs, while the SCMA implemented with the two FPGAs demonstrates the doubled performance of that by the single-FPGA SCMA.

Original languageEnglish
Title of host publicationProceedings - 2nd International Workshop on High-Performance Reconfigurable Computing Technology and Applications, HPRCTA 2008 - Held in Conjunction with SC08
DOIs
Publication statusPublished - 2008 Dec 1
EventInternational Workshop on High-Performance Reconfigurable Computing Technology and Applications, HPRCTA 2008 - Held in Conjunction with SC08 - Austin, TX, United States
Duration: 2008 Nov 162008 Nov 16

Publication series

NameProceedings - 2nd International Workshop on High-Performance Reconfigurable Computing Technology and Applications, HPRCTA 2008 - Held in Conjunction with SC08

Other

OtherInternational Workshop on High-Performance Reconfigurable Computing Technology and Applications, HPRCTA 2008 - Held in Conjunction with SC08
CountryUnited States
CityAustin, TX
Period08/11/1608/11/16

ASJC Scopus subject areas

  • Computer Science Applications
  • Software

Fingerprint Dive into the research topics of 'Scalable FPGA-array for high-performance and power-efficient computation based on difference schemes'. Together they form a unique fingerprint.

Cite this