TY - GEN
T1 - Residue arithmetic based multiple-valued VLSI image processor
AU - Honda, Makoto
AU - Kameyama, Michitaka
AU - Higuchi, Tatsuo
PY - 1992/5/1
Y1 - 1992/5/1
N2 - An ultra-high-performance VLSI image processor based on a multivalued residue arithmetic circuit is proposed for robot vision. Data communication between the mod mi arithmetic units is not necessary in the residue arithmetic system, so that multiple mod mi arithmetic units can be on different chips. Therefore, a number of mod mi multiplier adders can be implemented on a single VLSI chip based on the modulus-slice concept. Each mod mi arithmetic unit can be effectively implemented in parallel using the concept of pseudoprimitive root and multivalued current-mode circuit technology. Thus, the use of parallelism throughout makes the performance very high in comparison with the ordinary binary implementation.
AB - An ultra-high-performance VLSI image processor based on a multivalued residue arithmetic circuit is proposed for robot vision. Data communication between the mod mi arithmetic units is not necessary in the residue arithmetic system, so that multiple mod mi arithmetic units can be on different chips. Therefore, a number of mod mi multiplier adders can be implemented on a single VLSI chip based on the modulus-slice concept. Each mod mi arithmetic unit can be effectively implemented in parallel using the concept of pseudoprimitive root and multivalued current-mode circuit technology. Thus, the use of parallelism throughout makes the performance very high in comparison with the ordinary binary implementation.
UR - http://www.scopus.com/inward/record.url?scp=0026865680&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0026865680&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:0026865680
SN - 0818626801
T3 - Proceedings of The International Symposium on Multiple-Valued Logic
SP - 330
EP - 336
BT - Proceedings of The International Symposium on Multiple-Valued Logic
PB - Publ by IEEE
T2 - Proceedings of the 22nd International Symposium on Multiple-Valued Logic
Y2 - 27 May 1992 through 29 May 1992
ER -